Tips for maximizing RapidIO
Travis Scheckel
(10/03/2005 10:00 AM EDT)
RapidIO is an open, standards-based interconnection technology for midsize and large embedded systems. It enables packet-switched, peer-to-peer connections among ASICs, DSPs, FPGAs, microprocessors, network processors and backplanes, with speeds of up to 60 Gbits/second, depending on how it's implemented.
Here are eight tips for designers working with RapidIO for the first time:
- Port where possible. RapidIO can be implemented on existing backplanes without significantly modifying hardware, and it works with existing technologies, such as 0.18- and 0.25-micron CMOS systems. RapidIO also supports parallel and serial connections, so designers can quickly and easily port their parallel RapidIO products to a serial environment in order to produce a new line of semiconductors and ASICs.
- Bridge with caution. RapidIO includes bridging functions so that it can work with other bus technologies, such as PCI and PCI Express, and with system-area networks such as Infiniband. But be aware of potential trade-offs.
- Consider dc coupling. The serial RapidIO spec supports ac coupling but doesn't rule out dc coupling as an option. Designers can save the cost of coupling caps and biasing resistors in many cases by opting for dc coupling.
- Watch the clock. To meet the RapidIO spec's bit error rate goals, most serdes vendors have stringent requirements for the reference clocks. These aren't basic clock sources; supported reference clock frequencies will vary depending on vendor.
- Design for speed. To avoid bottlenecks, overprovision the fabric/link speed. A lot of work has been done on implementing congestion control in fabrics.
- Know your devices' limits. Not all devices support all of RapidIO's data rates. Also, the link rates aren't automatically negotiated; the system integrator must program them at boot time.
- Deactivate retry. Some applications are more tolerant of packet loss, so they prefer that method over packet retries. RapidIO gives designers the option of deactivating the retry mechanism in applications that involve time-sensitive data. Just check to make sure that the devices support the retry-deactivation feature.
- Check the extensions. The RapidIO spec includes several extensions that designers should study to maximize their applications. For more information about flow control and other extensions, see www.rapidio.org/about/RapidFabric.
Travis Scheckel (t-scheckel@ti.com), wireless infrastructure systems engineer for Texas Instruments Inc.
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Maximizing ESD protection for automotive Ethernet applications
- Maximizing Verification Productivity: eVC Reuse Methodology (eRM)
- Tips for firmware-friendly register design
- RapidIO fabric is validated at system level
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval