The future of Android in vehicles
David Kleidermacher (Green Hills Software) and Brad Ballard (Texas Instruments Inc.)
Android was initially geared for smartphones and tablets but is quickly expanding into automotive and embedded markets. With its open-source flexibility, powerful content delivery system, and consumer device ubiquity, Android is a tempting choice for center stack designs, but presents significant challenges for designers. This article discusses these benefits and challenges, highlighting the importance of marrying in-vehicle infotainment bells and whistles with safety and security mechanisms.
Modern Automotive Electronics
One of the first computer systems in an automobile was the 1978 Cadillac Seville’s trip computer, run by a Motorola 6802 microprocessor with 128 bytes of RAM and two kilobytes of ROM. The printed source code could not have occupied more than a handful of pages. In contrast, today's automobiles contain massive aggregate compute power and millions of lines of code.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- MIPI in next generation of AI IoT devices at the edge
- The Future of Safe and Secure Aerospace Systems
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor