The Case for DDR-XAUI
Ori Aruj, Dune Networks
Oct 11, 2007 (8:15 PM) -- commsdesign.com
Recent developments in the networking and silicon markets are driving the support of multiple ports of 10 Gigabit Ethernet to the limit. High levels of integration dictate that large numbers of XAUI interfaces must be integrated in silicon to a level where silicon devices are bound by their external interface limitations rather then their internal bandwidth.
In order to minimize the number of SerDes lanes, higher speed lanes are required. The options available today are 6.25Gbps and 10Gbps (XFI) lanes. This article argues that there is a strong business case for DDR-XAUI, a two lane 6.25Gbps XAUI in addition to XFI.
XAUI is an important compatibility interface for 10 Gigabit Ethernet component and system implementers. It provides the low pin-count and long board trace lengths that system vendors need to drive down port costs.
XAUI supports 10Gbps by using four SerDes 3.125Gbps lanes, each lane encoding data with an 8B/10B code. XAUI reduces 10 Gigabit Ethernet's 72 pin XGMII to 16 pins, enabling higher density and lower cost switching chips and optical transceivers. The lower pin count and longer trace lengths allow a single chip to support multiple 10 Gigabit Ethernet ports.
Oct 11, 2007 (8:15 PM) -- commsdesign.com
Recent developments in the networking and silicon markets are driving the support of multiple ports of 10 Gigabit Ethernet to the limit. High levels of integration dictate that large numbers of XAUI interfaces must be integrated in silicon to a level where silicon devices are bound by their external interface limitations rather then their internal bandwidth.
In order to minimize the number of SerDes lanes, higher speed lanes are required. The options available today are 6.25Gbps and 10Gbps (XFI) lanes. This article argues that there is a strong business case for DDR-XAUI, a two lane 6.25Gbps XAUI in addition to XFI.
XAUI is an important compatibility interface for 10 Gigabit Ethernet component and system implementers. It provides the low pin-count and long board trace lengths that system vendors need to drive down port costs.
XAUI supports 10Gbps by using four SerDes 3.125Gbps lanes, each lane encoding data with an 8B/10B code. XAUI reduces 10 Gigabit Ethernet's 72 pin XGMII to 16 pins, enabling higher density and lower cost switching chips and optical transceivers. The lower pin count and longer trace lengths allow a single chip to support multiple 10 Gigabit Ethernet ports.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- The case for de-integrating embedded Flash
- The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS