A system-level verification flow for EDA
Mike Stellfox, Cadence Design Systems
(03/19/2007 9:00 AM EDT), EE Times
The EDA industry continues to innovate and develop cutting-edge tools for the design and verification of hardware. But it has not yet found a way to accelerate growth within hardware/ software development or to capitalize on the interest around what Cadence calls enterprise system-level (ESL) solutions.
To create a solution that offers a true enterprisewide system-level flow, the industry must develop a comprehensive methodology that leverages much of the success we've seen in hardware development. This includes focusing on system-level creation, simulation, transformation, analysis, integration and verification. With continued innovation in those areas, focusing on how they relate to system-level development, we'll gain the power and flexibility needed to deliver on the vision of system-level verification.
(03/19/2007 9:00 AM EDT), EE Times
The EDA industry continues to innovate and develop cutting-edge tools for the design and verification of hardware. But it has not yet found a way to accelerate growth within hardware/ software development or to capitalize on the interest around what Cadence calls enterprise system-level (ESL) solutions.
To create a solution that offers a true enterprisewide system-level flow, the industry must develop a comprehensive methodology that leverages much of the success we've seen in hardware development. This includes focusing on system-level creation, simulation, transformation, analysis, integration and verification. With continued innovation in those areas, focusing on how they relate to system-level development, we'll gain the power and flexibility needed to deliver on the vision of system-level verification.
To read the full article, click here
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related White Papers
- EDA focus shifts to system level design
- Accurate System Level Power Estimation through Fast Gate-Level Power Characterization
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- The Challenges and Benefits of Analog/Mixed-Signal and RF System Verification above the Transistor Level
Latest White Papers
- AnaFlow: Agentic LLM-based Workflow for Reasoning-Driven Explainable and Sample-Efficient Analog Circuit Sizing
- FeNN-DMA: A RISC-V SoC for SNN acceleration
- Multimodal Chip Physical Design Engineer Assistant
- An AUTOSAR-Aligned Architectural Study of Vulnerabilities in Automotive SoC Software
- Attack on a PUF-based Secure Binary Neural Network