A system-level verification flow for EDA
Mike Stellfox, Cadence Design Systems
(03/19/2007 9:00 AM EDT), EE Times
The EDA industry continues to innovate and develop cutting-edge tools for the design and verification of hardware. But it has not yet found a way to accelerate growth within hardware/ software development or to capitalize on the interest around what Cadence calls enterprise system-level (ESL) solutions.
To create a solution that offers a true enterprisewide system-level flow, the industry must develop a comprehensive methodology that leverages much of the success we've seen in hardware development. This includes focusing on system-level creation, simulation, transformation, analysis, integration and verification. With continued innovation in those areas, focusing on how they relate to system-level development, we'll gain the power and flexibility needed to deliver on the vision of system-level verification.
(03/19/2007 9:00 AM EDT), EE Times
The EDA industry continues to innovate and develop cutting-edge tools for the design and verification of hardware. But it has not yet found a way to accelerate growth within hardware/ software development or to capitalize on the interest around what Cadence calls enterprise system-level (ESL) solutions.
To create a solution that offers a true enterprisewide system-level flow, the industry must develop a comprehensive methodology that leverages much of the success we've seen in hardware development. This includes focusing on system-level creation, simulation, transformation, analysis, integration and verification. With continued innovation in those areas, focusing on how they relate to system-level development, we'll gain the power and flexibility needed to deliver on the vision of system-level verification.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- EDA focus shifts to system level design
- Accurate System Level Power Estimation through Fast Gate-Level Power Characterization
- HW/SW Interface Generation Flow Based on Abstract Models of System Applications and Hardware Architectures
- The Challenges and Benefits of Analog/Mixed-Signal and RF System Verification above the Transistor Level
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval