Specialized Vertical Design Flows for SOCs
by Axel Tillmann
Electronic design automation is taking on a wider role than its traditional scope. A concept can be taken from an idea or a standard, and eventually end up as an implementation in either silicon or software. EDA no longer involves only a hardware implementation; it is implementation, period.
There seems to be a notion in the electronics industry that hardware is difficult to design and software is easy. But fundamentally, it's not really clear why one should be easier than the other.
Hardware is extremely logical, like any mathematical formula. Software, on the other hand, often does not follow the same constraints. It's not that it couldn't, but historically, it doesn't.
Firmware is an odd animal - where software becomes somewhat more hardened, but not hard enough to be called hardware. Firmware is a piece of software, which works very closely with hardware and is typically used for embedded processors. Firmware may be loaded at startup time into a particular memory area, or could be stored permanently in flash memory or an EPROM.
Electronic design automation is taking on a wider role than its traditional scope. A concept can be taken from an idea or a standard, and eventually end up as an implementation in either silicon or software. EDA no longer involves only a hardware implementation; it is implementation, period.
There seems to be a notion in the electronics industry that hardware is difficult to design and software is easy. But fundamentally, it's not really clear why one should be easier than the other.
Hardware is extremely logical, like any mathematical formula. Software, on the other hand, often does not follow the same constraints. It's not that it couldn't, but historically, it doesn't.
Firmware is an odd animal - where software becomes somewhat more hardened, but not hard enough to be called hardware. Firmware is a piece of software, which works very closely with hardware and is typically used for embedded processors. Firmware may be loaded at startup time into a particular memory area, or could be stored permanently in flash memory or an EPROM.
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience
- How to Design Secure SoCs: Essential Security Features for Digital Designers
- The Growing Market for Specialized Artificial Intelligence IP in SoCs
- Shift Left for More Efficient Block Design and Chip Integration
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval