Automotive radio receiver harnesses Software Defined Radio
By Rick DeMeis
automotivedesignline.com (November 07, 2008)
Software-defined radio (SDR) has been the subject of intense interest and research in the years since the concept was introduced by Joseph Mitola in the mid 1990s. SDR solves a number of problems for designers of wireless applications. Most of these challenges are related to the number of standards that wireless radios must support to operate globally—and, just as important, the cost of supporting those multiple standards.
Although SDR concepts have been used in military applications for several years, it is only recently that designers of cost-sensitive products such as car radios and mobile phones have been able to think seriously about SDR. Moore's Law and the resulting ability to harness millions of transistors to fabricate highly computational intensive signal processing chips is one important development.
Raw processing power alone is not sufficient, however, because in the real world radio performance is also judged by other metrics as well, such as power consumption, chip size, and the flexibility of the processing core's architecture so that it can accommodate new standards.
Engineers at NXP Semiconductors have created a highly flexible SDR concept in which signal processing blocks become functions that can be shared between different standards. Using state-of-the art embedded digital-signal-processing (DSP) cores owned by NXP and its partners, the solution can adapt itself on-the-fly to the present set of radio standards used in an automotive application and, using software, can even accommodate new standards.
automotivedesignline.com (November 07, 2008)
Software-defined radio (SDR) has been the subject of intense interest and research in the years since the concept was introduced by Joseph Mitola in the mid 1990s. SDR solves a number of problems for designers of wireless applications. Most of these challenges are related to the number of standards that wireless radios must support to operate globally—and, just as important, the cost of supporting those multiple standards.
Although SDR concepts have been used in military applications for several years, it is only recently that designers of cost-sensitive products such as car radios and mobile phones have been able to think seriously about SDR. Moore's Law and the resulting ability to harness millions of transistors to fabricate highly computational intensive signal processing chips is one important development.
Raw processing power alone is not sufficient, however, because in the real world radio performance is also judged by other metrics as well, such as power consumption, chip size, and the flexibility of the processing core's architecture so that it can accommodate new standards.
Engineers at NXP Semiconductors have created a highly flexible SDR concept in which signal processing blocks become functions that can be shared between different standards. Using state-of-the art embedded digital-signal-processing (DSP) cores owned by NXP and its partners, the solution can adapt itself on-the-fly to the present set of radio standards used in an automotive application and, using software, can even accommodate new standards.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Embedding FPGAs in DSP-driven Software Defined Radio applications
- High-Performance DSPs -> Software-defined radio infrastructure taps DSP
- SoCs: DSP World, Cores -> FPGAs cranked for software radio
- The essentials for designing a digital radio receiver
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events