Understanding Skew in 100GBASE-R4 applications
Tim Warland, AppliedMicro
EETimes (12/14/2011 3:35 PM EST)
The 100GBASE-R4 physical layer device converts 10-lanes running 10Gbps (CAUI) to 4-lanes running 25Gbps. The conversion process is data agnostic with no provision for rate adaptation, consequently skew management is an integral part of end-to-end system performance.
Recently ratified, the 100Gigabit Ethernet Standard, (IEEE802.3ba) defines a 100GBASE-LR4 and 100GBASE-ER4 interface for optical interfaces on single-mode fiber. The architecture includes the Physical Coding sub layer (PCS), connected on one side to the reconciliation sub-layer (RS) and MAC and to the PMA/PMD on the other side. Actually implementations are more likely to combine the PCS and PMA with the RS and MAC and interface to a second PMA and PMD (referred to as the PHY)
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Timing Optimization Technique Using Useful Skew in 5nm Technology Node
- Signal skew managed dynamically
- The common silicon issues in analog IP integration
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events