Processor architecture not a factor for low-power mobile systems
DSP DesignLine (April 20, 2009)
Much is made in marketing literature of the energy efficiency of different processor architectures. The power consumption of the processor is relevant but a small component of the overall power budget of the device. The instruction set architecture (x86, ARM, or otherwise) has a minimal effect on the power consumption of a processor and is of negligible consequence to the mobile system power budget.
Mobile consumer electronics devices are generally built from some combination of the components shown in Table 1.
Ultimately these machines must serve their human users by tickling the senses. The human eye requires a certain amount of incident light energy to clearly see an image. That sets a minimum amount of light power per unit area that a display must emit. The 1.7 inch display of a clam shell flip phone requires about 150 mW, a 3.5 inch smart phone display requires about 600 mW, an 8.4-inch mobile internet device display requires about 3 watts, and a 15-inch notebook computer display might require 10 watts. Those numbers do vary significantly depending on how the user sets the brightness control.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- High-Performance DSPs -> Processor boards: Architecture drives performance
- An Embedded Processor Architecture With Extensive Support For SoC Debug
- Associative Processing Array Solves Mobile App Processor Challenges
- A Low-Power 16-channel AD Converter and Digital Processor ASIC
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions