Planning for assertion-based verification
Hamilton Carter, Cadence Design Systems
(01/15/2007 9:00 AM EST), EE Times
One concern that is frequently raised when planning design assertions is: "How do we know that we wrote assertions that correspond to all of the behaviors of the device?" In other words, how can it be confirmed that a complete set of checks has been achieved for the features implemented by the design block?
The answer is actually quite simple. Taking a page from software engineering, we'll use an extreme-programming concept. Put concisely, this is an edict that says:
• "No implementation will be performed until a test case exists for the planned implementation."
As implementers determine which features to implement and how to implement them, they first determine how those features will be tested. Only after implementing the test case do they begin implementation of the feature itself.
(01/15/2007 9:00 AM EST), EE Times
One concern that is frequently raised when planning design assertions is: "How do we know that we wrote assertions that correspond to all of the behaviors of the device?" In other words, how can it be confirmed that a complete set of checks has been achieved for the features implemented by the design block?
The answer is actually quite simple. Taking a page from software engineering, we'll use an extreme-programming concept. Put concisely, this is an edict that says:
• "No implementation will be performed until a test case exists for the planned implementation."
As implementers determine which features to implement and how to implement them, they first determine how those features will be tested. Only after implementing the test case do they begin implementation of the feature itself.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- IP Verification : Integrating IP with assertion- based verification
- Addressing IP Reuse with Formal Verification and Assertion Based Verification
- Dynamic Assertion Based Verification using PSL and OVL
- Verification Planning for Core based Designs
Latest Articles
- System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
- CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design