Physical Attacks against Cryptographic Implementations
Alexandre Berzati, Martin Gallezot, Alain Pomet - INVIA
1- Introduction
Since the advent of side channel attacks, classical cryptanalysis is no longer sufficient to ensure the security of cryptographic algorithms. In practice, the implementation of algorithms on electronic devices is a potential source of leakage that an attacker can use to completely break a system [KJJ99,BB03,GMO01]. The injection of faults during the execution of cryptographic algorithm is considered as an intrusive side channel method because secret information may leak from malicious modifications of the device's behavior [BDL97,BDL01,BS97]. In this context, the security of public key cryptosystems [BDL97,BDL01] and symmetric ciphers in both block [BS97] and stream modes [HS04] has been challenged. In this context, finding efficient countermeasures for cryptosystems against fault attacks is challenged by a constant discovery of flaws in designs. Even elements, such as public keys, that do not seem critical must be protected against physical attacks [BMM00,BCMCC06,KBPJJ08]. In this paper, we propose to distinguish potential source of leakage in designs that may lead to critical security flaws, even using provably secured cryptographic algorithms.
The rest of the paper is organized as follow. The example presented in Section 2 highlights the need for protecting both hardware and software against physical attacks. The Section 3 describes the diferent source of physical leakage referenced in the literature that must be considered as potential threats when designing secured systems.
To read the full article, click here
Related Semiconductor IP
- SNOW 3G Encryption Core
- Ultra-Compact Data Encryption Standard (DES/3DES) Core
- Ultra-Compact Advanced Encryption Standard (AES, FIPS-197) Core
- Advanced Encryption Standard compliant with FIPS 197
- 800G/400G/200G/100G AES Encryption Core
Related White Papers
- How secure is AES against brute force attacks?
- Defend encryption systems against side-channel attacks
- Interstellar: Fully Partitioned and Efficient Security Monitoring Hardware Near a Processor Core for Protecting Systems against Attacks on Privileged Software
- Soc Design -> Soft design for cryptographic engine
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions