A scalable, cost-effective phase change RAM technology
S. Lee, H. Park et al., Hynix Semiconductor Inc.
5/21/2012 3:28 PM EDT
Abstract
We successfully developed highly scalable and cost-effective PCRAM technology based on 0.007 µm2 (4F2, 84-nm pitch) sized novel cell scheme. The chip size and density are 33.207-mm2 and 1 Gb. The device functionality and reliability were clearly demonstrated through fully integrated chip, which showed a promising feasibility for productive NVM applications.
Introduction
So far, PCRAM (phase change RAM) research has been focused on mobile application such as NOR and/or LPDDR2 NVM [1-3]. PCRAM can also merge the attractive points of NAND and DRAM in one chip, which makes a prospective potential for the new application concept like storage-class memory (SCM) to reduce the performance gap between DRAM and SSD. Furthermore, PCRAM can be alternatively compatible for working memory and storage type application. Therefore, it can be started in the middle point of system architecture which moves to memory-like and/or storage-like. In recent, industry is also considering feasibility for various new applications. However, PCRAM production cost is still questionable. In this paper, we report a technological platform and attractive breakthrough which should be significantly addressed to implement cost-competitive and highly scalable PCRAM.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in SkyWater 130nm
- Memory (SRAM, DDR, NVM) encryption solution
- Universal NVM Express Controller (UNEX)
- NVM Express (NVMe) Controller (compliant with NVMe 1.4 Base Specification)
- NVM OTP in Huali (40nm, 28nm)
Related White Papers
- The Growing Importance of AI Inference and the Implications for Memory Technology
- Hybrid Change Makes WLAN QoS Come to Life
- Reverse Disaggregation - How Silicon IP Will Change the Semiconductor Supply Chain
- Fault-robust microcontrollers allow automotive technology convergence: Part 1, the nature of faults
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions