Analysis: OMAP35x brings Cortex-A8 to the mass market
By Berkeley Design Technology Inc.
DSP DesignLine -- (03/12/08, 03:00:00 AM EDT)
In February, Texas Instruments introduced four new members of its OMAP3 family of high-end application processors, and announced that these chips will be offered broadly as part of TI's "catalog" product line.
Like the original OMAP3 chip (the OMAP3430, which remains exclusive to TI's wireless handset chip division), all four of the new OMAP35x chips use the ARM Cortex-A8, a superscalar 32-bit CPU core. (BDTI benchmark results are available for the Cortex-A8). The first of the four chips, OMAP3503, is sampling now with a 600 MHz Cortex-A8.
Given the care with which TI laid out its implementation of the Cortex-A8 core in earlier OMAP processors, and TI's recent announcement of an 800 MHz OMAP3440 (from TI's Wireless Terminal Business Unit (WTBU)), BDTI expects future OMAP35x chips to include faster Cortex-A8 cores.
TI announced that the new OMAP3503 will be complemented by three other processors in the second half of 2008. As shown in the following table, the forthcoming family members incorporate various combinations of coprocessors to augment the ARM core.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Why Embedded Software Development Still Matters: Optimizing a Computer Vision Application on the ARM Cortex A8
- Cortex M-3 microcontrollers and the RTX real-time kernel
- A developer's insight into ARM Cortex M debugging
- Efficient SIMD and Algorithmic Optimization Techniques for H264 Decoder on Cortex A9
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS