The 'off-the-shelf' IPs for today's SoCs
By Michal Jedrak, Evatronix SA
Embedded.com (05/24/10, 08:01:00 AM EDT)
Today every designer faces a plethora of challenges in their SoC designs. These challenges are product release plans, design complexity, quality and goal of first silicon success. Moreover recent years have introduced a high pressure on power efficiency, not only because of mobile application prevalence, but also due to the strong community movement into the overall lower power consumption.
Today's designs are highly complex having many submodules integrated in a single chip. This brings the development to the next abstraction level where all modules need to work together smoothly and provide functionality within the scope of specification which in many cases is pretty standard. So, if they are standard, is there really a need to “re-invent the wheel” and build them in the own lab, increasing the costs and risk? Or could a good external source be used instead? IP vendors provide many state of the art modules for nowadays complex designs. These modules have many years of experience behind them, they have already been thoroughly verified and they are supported by many engineers ready to help in the race for success.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- IP Exchange Through Handoff for Easy System-On-Chip Design
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
- Perceptual Mapping for Newly Developed 3rd Party IP
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events