Viewpoint: Capture OCP systems in IP-XACT 1.4
edadesignline.com (June 22, 2009)
The Open Core Protocol's unique flexibility, configurability and scalability characteristics enable integrators to build complex systems for high-performance domains A complete standardization process describing how OCP cores and systems can be captured in IP-XACT is the end goal.
The IP-XACT specifications, delivered by The Spirit Consortium is enabling and standardizing effective IP reuse. Members of the consortium are EDA providers (Mentor Graphics, Synopsys, Cadence), IP providers (ARM) and system integrators (TI, NXP, ST).
The IP-XACT specs are defining human-readable documentation for language-independent, interoperable IP module descriptions and tool interfaces using an XML databook format.
The IP-XACT description can document, for example, an IP interface, its registers and bit fields, pointers to the VHDL or SystemC files which define its RTL or TLM implementation, or its software views.
As an example, a third-party UART IP, packaged in an IP-XACT XML format, may be associated with an IP-XACT compliant configuration script by its provider.
The system integrator who receives this UART can automatically import it into his IP-XACT compliant platform assembly tool and integrate it into his existing sub-system (which is also being captured in IP-XACT).
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- Scalable Verification Environment Using OCP Compliant Cores and eRM Compliant eVCs
- A Methodology for Verifying OCP Interfaces
- On-chip instrumentation aids OCP debugging
- OCP Interface for SoC - Verifying the Implementation of Embedded Processors
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design