New Embedded DRAM Solutions for High-Performance SoCs
by Hideya Horikawa and Hamid Aslam
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related Articles
- Enabling High Performance SoCs Through Multi-Die Re-use
- Building high performance interrupt responses into an embedded SoC design
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- NetComposer-II: High performance Structured ASIC Programmable NPU platform for layer 4-7 applications
Latest Articles
- RISC-V Functional Safety for Autonomous Automotive Systems: An Analytical Framework and Research Roadmap for ML-Assisted Certification
- Emulation-based System-on-Chip Security Verification: Challenges and Opportunities
- A 129FPS Full HD Real-Time Accelerator for 3D Gaussian Splatting
- SkipOPU: An FPGA-based Overlay Processor for Large Language Models with Dynamically Allocated Computation
- TensorPool: A 3D-Stacked 8.4TFLOPS/4.3W Many-Core Domain-Specific Processor for AI-Native Radio Access Networks