New Embedded DRAM Solutions for High-Performance SoCs
by Hideya Horikawa and Hamid Aslam
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
New leading-edge applications ranging from games to networking infrastructure equipment are driving the need to include large-capacity and high-speed memory on-chip rather than separately as a discrete device. On-chip memory devices enable throughput capabilities into the gigabit-per-second range, as well as compact designs with modest power dissipation and smaller footprints in office, industrial equipment and lightweight electronic devices.
The semiconductor industry is meeting the demands presented by these market trends with system-on-a-chip (SoC) designs. SoCs contain the processor, logic, analog macros and memory needed to perform all of the critical functions; they also represent a major departure from previous system-on-a-board development. In this new, highly integrated chip landscape, innovative solutions for embedded memory are being addressed.
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Enabling High Performance SoCs Through Multi-Die Re-use
- Building high performance interrupt responses into an embedded SoC design
- A new era for embedded memory
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension