Understanding and selecting higher performance NAND architectures
Doug Wong, Toshiba America Electronic Components, Inc.
Senior Member, Technical Staff
EETimes (12/9/2010 4:31 PM EST)
As NAND Flash process lithographies have decreased to the 30nm and 20nm classes, much higher NAND capacities have become available to meet ever increasing demand for higher density storage in applications from cameras to mobile phones, camcorders, industrial hand-held devices, solid-state drives, and more. However, as capacities have increased, certain aspects of NAND performance have needed improvement, including a need to increase NAND data transfer rates. As a result, memory manufacturers have developed new higher performance NAND architectures to address these issues, such as double data rate (DDR) NAND Flash. Other solutions include NAND with built-in error correction code (ECC) to offload a portion of the host controller requirements, or NAND integrated with a complete controller, such as e-MMC NAND.
This article is intended to help system and memory subsystem designers understand the differences and benefits of some of the newer NAND architectures.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- IP Processor Core Platform Selection According to SoC Architecture: a case study
- Accelerating Architecture Exploration for FPGA Selection and System Design
- Reconfiguring Design -> C-based architecture assembly supports custom design
- High-Performance DSPs -> Processor boards: Architecture drives performance
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions