Multiband architecture for high-speed SerDes
Christian Weber, Jinjin He, Lizhi Charlie Zhong, and Huaping Liu
EETimes (1/20/2011 3:45 AM EST)
Abstract
As the speed of serializer/deserializer (SerDes) increases (e.g., to 25 Gbps and above), the channel will cause more severe inter-symbol interference. Design of low-complexity transceivers for such high-speed SerDes faces many technical challenges. In this paper, we explore a multiband architecture for a 25 Gbps SerDes, where the channel in each sub-band is approximately frequency flat, eliminating need of an equalizer in the receiver. Since different bands experience different signal attenuations, the power level for each band can be adjusted accordingly to minimize the average transmission power. A multiband transceiver is designed, and analysis and simulation results for various choices of parameters (bands, modulations, etc.) are presented.
To read the full article, click here
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
- 14-bit 12.5MSPS SAR ADC - Tower 65nm
Related Articles
- How to cut power consumption for high-speed apps with A/D converter architecture
- Meet the SERDES challenge: Design a high-speed serial backplane
- What's in the Future for High-Speed SerDes?
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
Latest Articles
- PDF: PUF-based DNN Fingerprinting for Knowledge Distillation Traceability
- TeraPool: A Physical Design Aware, 1024 RISC-V Cores Shared-L1-Memory Scaled-up Cluster Design with High Bandwidth Main Memory Link
- AutoGNN: End-to-End Hardware-Driven Graph Preprocessing for Enhanced GNN Performance
- LUTstructions: Self-loading FPGA-based Reconfigurable Instructions
- CQ-CiM: Hardware-Aware Embedding Shaping for Robust CiM-Based Retrieval