Many-Core: Finding the Best Multi-Processing Tile
Omar Hammami, Associate Professor, ENSTA ParisTech & Ludovic Larzul, Vice President of R&D, EVE
EETimes (8/29/2011 4:01 PM EDT)
Very few people design with transistors these days. Everyone creates systems that contain transistors, but your average designer, while obviously being aware of that fact, wouldn’t know much about the intimate details of the transistors being used, aside from sizing or ratios.
And that’s intentional. It’s the result of the inexorable wave of abstraction. Transistors became gates became cells became IP. And one particularly important IP block is the microprocessor.
Today you can purchase a microprocessor IP block, configure it, and commit it to silicon without having to worry about the underlying logic, not to mention the transistors implementing that logic. Depending on the processor you choose, you will automatically inherit an entire ecosystem of companion IP as well as software infrastructure for implementing your application. All thanks to abstraction.
But it’s got further to go. We’re already in the multicore world, and, following on its heels, is the “many-core” world, which is the same as multicore, but dives right in with lots and lots of cores instead of timidly sticking its toes in with just two or four.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Co-Design for SOCs -> 'Ramping-up' for complex multiprocessing applications
- Interface Synthesis in Multiprocessing Systems-On-Chips
- Multiprocessing speeds IC physical verification
- What Amdahl's Law can tell us about multicores and multiprocessing
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events