A real solution for mixed signal SoC verification
Intrinsix
edadesignline.com (January 07, 2010)
Introduction
As more complex, mixed signal System on Chip (SoC) designs continue to stress verification methodologies and schedules, designers need new approaches in solving today's test challenges. Mixed signal verification presents a unique challenge as the analog portion of the design requires highly accurate, and time consuming, analog simulation (Spice for example).
Furthermore, without a digital representation of the analog design, full digital regression simulations are not possible for the SoC. This is insufficient for verifying connectivity and basic functionality of the integrated SoC at the system level. Intrinsix recently evaluated the Cadence Design Systems' Real Number Modeling (RNM) methodology as a possible solution for achieving efficient mixed signal verification.
Intrinsix is a leading supplier of sigma-delta data converter IP. Many of our customers are using Sigma-Delta Modulator (SDM) technology to develop sensors for automotive, consumer and aerospace applications. All of these designs require similar signal processing.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- Mixed Signal Design & Verification Methodology for Complex SoCs
- Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim
- Ins and Outs of Assertion in Mixed Signal Verification
- Mixed Signal SoC Applications
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions