Don't Let Metastability Cause Problems in Your FPGA-Based Design
By Jennifer Stephenson, Altera Corp.
pldesignline.com (September 29, 2009)
Metastability is a phenomenon that can cause system failure in digital devices such as FPGAs, when a signal is transferred between circuitry in asynchronous clock domains. This article describes metastability in FPGAs, explains why the phenomenon occurs, and discusses how it can cause design failures. The calculated mean time between failures (MTBF) due to metastability indicates whether designers should take steps to reduce the chance of such failures. This article also explains how MTBF is calculated from design and device parameters, and presents techniques to improve system reliability with increased MTBF.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- FPGAs: Embedded Apps : Designing an FPGA-based network communications device
- FPGAs: Embedded Apps : FPGA-based FFT engine handles four times more input data
- FPGA-Based DPLL Approach Delivers Wide-Lock Range
- A Real-Time Image Processing with a Compact FPGA-Based Architecture
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions