Maximizing the value of your IP
By Kathryn Kranen, Jasper Design Automation Inc.
EETimes.com (April 23, 2010)
Some amazing statistics: Third-party semiconductor IP is now a $1 billion per year business, with thousands of suppliers. One-third of all logic in a design is now reused legacy IP, and that figure will grow to 50 percent by 2015.
The reasoning behind this is simple: More integration of IP into new designs increases productivity accordingly, or does it?
We hear a lot about "leveraging" IP to address new applications, speed production, and tailor products to meet customers' needs. In a perfect world this makes sense, but when IP originally created for other purposes is integrated into a new design there are numerous factors to consider.
Most importantly, adding existing IP means modifying your RTL, a high-cost/high-risk proposition. Ron Collett, President and CEO of Numetrics which provides software and services to manage IC development risks, recently wrote that "making 30 percent of your design from reused IP blocks doesn't mean you're going to be 30 percent more productive at the end of the project. That's because IC design teams tend to underestimate the work needed to implement the reused IP," a dilemma illustrated in the following chart:
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- IP users value quality, support
- SoCs: IP Reuse -> IP value depends on other occupants
- Value of Verification Fits Survival Profile
- Suppliers couple IP with design services to add value
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events