LPDDR flash: A memory optimized for automotive systems
By Sandeep Krishnegowda, Infineon Technologies
EDN (December 5, 2023)
Next-generation automotive systems are advancing beyond the limits of currently available technologies. The addition of advanced driver assistance systems (ADAS) and other advanced features requires greater processing power and increased connectivity throughout the vehicle. On top of this, automotive OEMs are expanding the user experience (UX) to introduce innovations that improve convenience, efficiency, and safety for drivers and passengers.
This combination of new and advanced features is straining the capacity of traditional automotive E/E architectures (see Figure 1). To address this need, OEMs are consolidating more functions into fewer systems by taking a domain/zonal architectural approach. And these systems often need substantially more non-volatile memory for code storage than is available as embedded flash integrated into processors.
To read the full article, click here
Related Semiconductor IP
- DDR and LPDDR Combo PHY
- LPDDR Synthesizable Transactor
- LPDDR Memory Model
- LPDDR DFI Verification IP
- LPDDR Controller IIP
Related White Papers
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- NAND Flash memory in embedded systems
- Optimizing flash memory selection for automotive & other uses
- Understanding the contenders for the Flash memory crown
Latest White Papers
- DRsam: Detection of Fault-Based Microarchitectural Side-Channel Attacks in RISC-V Using Statistical Preprocessing and Association Rule Mining
- ShuffleV: A Microarchitectural Defense Strategy against Electromagnetic Side-Channel Attacks in Microprocessors
- Practical Considerations of LDPC Decoder Design in Communications Systems
- A Direct Memory Access Controller (DMAC) for Irregular Data Transfers on RISC-V Linux Systems
- A logically correct SoC design isn’t an optimized design