Understanding the LIN PHY (physical) layer
By Jan Polfliet, Manager Application-Specific Standard Products, and Pavel Drazdil, Application Engineer, AMI Semiconductor
(01/28/08, 12:00:32 PM EST) -- Planet Analog
The Local Interconnection Network (LIN) standard defines a low cost, serial communication network for automotive distributed electronic systems. LIN is a complement to the other automotive multiplex networks, including the Controller Area Network (CAN), but it targets applications that require networks that do not need excessive bandwidth, performance, or extreme fault tolerance.
LIN enables a cost-effective communication network for switches, smart sensors and actuator applications inside a vehicle. The communication protocol is based on the SCI (UART) data format, a single-master/multiple-slave concept, a single-wire (plus ground) 12 V bus, and a clock synchronization for nodes without a precise time base (i.e., without a crystal or resonator).
Typical LIN applications are associated with body-control electronics for occupant comfort, such as assembly units for doors, steering wheel, seats and mirrors, and motors and sensors in climate control, lighting, rain sensors, smart wipers, intelligent alternators and switch panels. With LIN, automotive subsystem designers can connect modules for these applications to the car's network and then have them accessible for a variety of diagnostics and services.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- eFuse Controller IP
- Secure Storage Solution for OTP IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Articles
- Common physical layer issues underlie new I/O standards
- Mixed-Signal Verification for USB 2.0 Physical Layer IP
- M31 on the Specification and Development of MIPI Physical Layer
- Physical Lint -- Better RTL Quality Improves Design Convergence
Latest Articles
- Making Strong Error-Correcting Codes Work Effectively for HBM in AI Inference
- Sensitivity-Aware Mixed-Precision Quantization for ReRAM-based Computing-in-Memory
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor