Understanding the LIN PHY (physical) layer
By Jan Polfliet, Manager Application-Specific Standard Products, and Pavel Drazdil, Application Engineer, AMI Semiconductor
(01/28/08, 12:00:32 PM EST) -- Planet Analog
The Local Interconnection Network (LIN) standard defines a low cost, serial communication network for automotive distributed electronic systems. LIN is a complement to the other automotive multiplex networks, including the Controller Area Network (CAN), but it targets applications that require networks that do not need excessive bandwidth, performance, or extreme fault tolerance.
LIN enables a cost-effective communication network for switches, smart sensors and actuator applications inside a vehicle. The communication protocol is based on the SCI (UART) data format, a single-master/multiple-slave concept, a single-wire (plus ground) 12 V bus, and a clock synchronization for nodes without a precise time base (i.e., without a crystal or resonator).
Typical LIN applications are associated with body-control electronics for occupant comfort, such as assembly units for doors, steering wheel, seats and mirrors, and motors and sensors in climate control, lighting, rain sensors, smart wipers, intelligent alternators and switch panels. With LIN, automotive subsystem designers can connect modules for these applications to the car's network and then have them accessible for a variety of diagnostics and services.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Common physical layer issues underlie new I/O standards
- Mixed-Signal Verification for USB 2.0 Physical Layer IP
- M31 on the Specification and Development of MIPI Physical Layer
- Physical Lint -- Better RTL Quality Improves Design Convergence
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS