Physical Lint -- Better RTL Quality Improves Design Convergence
Mark Baker, Atrenta
EETimes (6/8/2015 07:09 PM EDT)
Higher quality of RTL delivered to the physical design team will have an impact on tge physical design team's ability to achieve design closure.
The quality of RTL delivered to the physical design team will have a major impact on design convergence, or more explicitly, the ability of the physical design team to achieve design closure.
Quality, in this case, refers to metrics used to assess the physical complexity of logic structures in the design. Design closure for completeness refers to closing timing, routability and area through physical design.
Typically, the analysis of physical feasibility (Figure 1) starts in the latter stages of physical synthesis and often carries through several cycles of physical design (place & route). Design teams will acknowledge that these iterations can be reduced if logic changes are made along critical design paths, however, back-end engineers generally lack insight into the design functionality, making changes impractical at this stage of the flow. Therefore, the investigation to narrow down and resolve the design issues often remains with the physical design team through a series of iterations that rely on floorplan changes, physical constraints, or high effort design optimization techniques. It’s not until these methods are exhausted that the issue will be passed back to the front-end designers. Once the relevant changes are made the entire cycle starts again. It is now easy to see why design schedules are so unpredictable.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- USB Full Speed Transceiver
Related White Papers
- Shifting from functional to structured techniques improves test quality
- Constraint-driven physical design speeds IC convergence
- Usage of Multibit Flip-Flop and its Challenges in ASIC Physical Design
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models