Physical Lint -- Better RTL Quality Improves Design Convergence
Mark Baker, Atrenta
EETimes (6/8/2015 07:09 PM EDT)
Higher quality of RTL delivered to the physical design team will have an impact on tge physical design team's ability to achieve design closure.
The quality of RTL delivered to the physical design team will have a major impact on design convergence, or more explicitly, the ability of the physical design team to achieve design closure.
Quality, in this case, refers to metrics used to assess the physical complexity of logic structures in the design. Design closure for completeness refers to closing timing, routability and area through physical design.
Typically, the analysis of physical feasibility (Figure 1) starts in the latter stages of physical synthesis and often carries through several cycles of physical design (place & route). Design teams will acknowledge that these iterations can be reduced if logic changes are made along critical design paths, however, back-end engineers generally lack insight into the design functionality, making changes impractical at this stage of the flow. Therefore, the investigation to narrow down and resolve the design issues often remains with the physical design team through a series of iterations that rely on floorplan changes, physical constraints, or high effort design optimization techniques. It’s not until these methods are exhausted that the issue will be passed back to the front-end designers. Once the relevant changes are made the entire cycle starts again. It is now easy to see why design schedules are so unpredictable.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
- Parameterizable compact BCH codec
Related Articles
- Physical Design Exploration of a Wire-Friendly Domain-Specific Processor for Angstrom-Era Nodes
- CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems
- AI in VLSI Physical Design: Opportunities and Challenges
- Multimodal Chip Physical Design Engineer Assistant
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension