Latches and timing closure: a mixed bag
Ashish Goel & Ateet Mishra, Freescale Semiconductor
EETimes (8/2/2011 3:29 PM EDT)
Introduction
Digital blocks contain combinational and sequential circuits. Sequential circuits are the storage cells with outputs that reflect the past sequence of their input values, while output of the combinational circuits depends only on the present input. Latches and flip flops are the commonly used storage elements.
This paper is divided into 4 parts. First part of the paper will discuss the advantages and disadvantages of latches compare to Flip-Flop. Next part describes some unique properties of latches that make them useful in high-frequency design. Third part of the paper will talk about the timing analysis complexities for latch-based design and how to deal with this complexity during the course of design. Finally, the paper will discuss challenges with latch-based design to hierarchical timing closure and partitioning, and some solutions.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- FH-OFDM Modem
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- PQC CRYSTALS core for accelerating NIST FIPS 202 FIPS 203 and FIPS 204
- USB Full Speed Transceiver
Related White Papers
- FPGA prototyping of complex SoCs: Partitioning and Timing Closure Challenges with Solutions
- Timing Closure on FPGAs
- Deriving design margins for successful timing closure
- Design Rule Violation fixing in timing closure
Latest White Papers
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
- Automotive IP-Cores: Evolution and Future Perspectives
- TROJAN-GUARD: Hardware Trojans Detection Using GNN in RTL Designs
- How a Standardized Approach Can Accelerate Development of Safety and Security in Automotive Imaging Systems
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models