Key factors for success in dealing with Asian fabs
Raj Kumar
EETimes (2/22/2011 4:02 PM EST)
Managing business during an economic upturn could be more challenging than in a downturn. It is currently the case in the semiconductor industry where more than the supply and demand law is keeping every manager in the whole supply chain on his/her toes. While production management is dealing with capacity ramping in the existing fabs without investing much in new plants, sales marketing and logistics managers are engaged in setting equations to take advantage of the situation by allocating capacities to higher margin products and distributing volumes to strategic customers. In this fab-tight situation, conditions are not much different for foundry interface managers of IDM (Integrated Device Manufacturers) and fabless companies. Foundry interface engineers and managers (referred to as FIP-Foundry Interface Personals) of fabless and IDM/fab-lite companies (referred to as “design house” in subsequent text) are struggling to ensure volume capacity at foundries.
In the current fab-tight situation, capacity may be the main topic. In normal business, cost, quality, speed and volume scaling are other key result areas (KRA) for foundry interface managers (FIPs). As shown in Figure 1, the mutually conflicting nature of these four factors makes the common area very small. FIPs' main challenge is to find a sweet spot where all needs are met. Foundries, in principle, ought to respond to all customers’ needs and share true information. However, in the real world, other situations and conflicts of interest may prevail and influence the outcomes.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- RISC-V in 2025: Progress, Challenges,and What’s Next for Automotive & OpenHardware
- Merging materials key to SoC optical success
- Soc Design -> System specs key to SoC success
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events