IP Cores for FPGAs
As a designer of FPGA-based systems, you can choose from many sources of IP cores. Your first choice, however, is between building it yourself, getting it from your FPGA vendor, or getting it from a third-party IP provider.
In making this choice, you want to maximize the benefits you get from using an FPGA in the first place. This makes your prime criteria a small NRE and overall low cost for a relatively small volume of chips, plus the fastest possible time to market.
Building the IP yourself is probably the most appealing approach. This way you own and understand the source code and can directly handle any problems that come up. Unfortunately, it also means you need to write and understand the source code, and are solely responsible for any problems that come up! This may work well for simple functions you already know wellÑlike UARTs or I2C bus interfacesÑbut acquiring proven IP is widely regarded as the smartest move for anything more complex.
Given this, here are some issues to consider when choosing between IP from your FPGA vendor or from a third-party provider.
Click here to read more ....
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Design Rights Management of Intellectual Property (IP) Cores in SoPC designs
- CPU Soft IP for FPGAs Delivers HDL Optimization and Supply Chain Integrity
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
Latest Articles
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks