Interfacing QDR-II+ Synchronous SRAM with high-speed FPGAs, part 2
Reshmi Ravindran, Cypress Semiconductor
EETimes (9/17/2012 3:36 PM EDT)
Part 1 of this article discussed the hardware aspects required for interfacing QDRII+ memory with an FPGA. Part 2 deals with implementation of the QDR II+ controller in popular FPGAs using standard IP blocks.
Implementation of memory interfaces on FPGAs, especially for high-speed memories, was a tedious process until most of the FPGA vendors started providing configurable memory controller IP, such as the Xilinx Memory Interface Generator (MIG) tool and Alteraâs QDR controller Megacore functions. These IP libraries are expensive and are not available with all variants of the FPGAs, however. Fortunately, alternatives exist. Most high-speed FPGAs offer standard IP blocks that can be configured and integrated to build a custom memory controller. This enables designers to develop memory controllers for their application and allows them to customize it suitably. Understanding the timing diagram of QDRII+ is essential for the controller implementation. Letâs take a closer look.
To read the full article, click here
Related Semiconductor IP
- Single Port High-Speed Multi Bank SRAM Memory Compiler on GF 22FDX+
- Single Port High Speed SRAM Memory Compiler on N22ULL
- Single Port Low Voltage SRAM Memory Compiler on N22ULL - Low Power Retention and Column Repair
- Single Port Low Voltage SRAM Memory Compiler on N22ULL
- Single Port Low Leakage SRAM Memory Compiler on GF 22FDX+
Related Articles
- Choosing the right synchronous SRAM for your application
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
- Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
- Consumer IC Advances -> Set- top box SoC ready for high-speed demands
Latest Articles
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events
- A Reconfigurable Framework for AI-FPGA Agent Integration and Acceleration
- Veri-Sure: A Contract-Aware Multi-Agent Framework with Temporal Tracing and Formal Verification for Correct RTL Code Generation