Interfacing QDR-II+ Synchronous SRAM with high-speed FPGAs, part 2
Reshmi Ravindran, Cypress Semiconductor
EETimes (9/17/2012 3:36 PM EDT)
Part 1 of this article discussed the hardware aspects required for interfacing QDRII+ memory with an FPGA. Part 2 deals with implementation of the QDR II+ controller in popular FPGAs using standard IP blocks.
Implementation of memory interfaces on FPGAs, especially for high-speed memories, was a tedious process until most of the FPGA vendors started providing configurable memory controller IP, such as the Xilinx Memory Interface Generator (MIG) tool and Altera’s QDR controller Megacore functions. These IP libraries are expensive and are not available with all variants of the FPGAs, however. Fortunately, alternatives exist. Most high-speed FPGAs offer standard IP blocks that can be configured and integrated to build a custom memory controller. This enables designers to develop memory controllers for their application and allows them to customize it suitably. Understanding the timing diagram of QDRII+ is essential for the controller implementation. Let’s take a closer look.
To read the full article, click here
Related Semiconductor IP
- SRAM Test and Repair Solution
- SRAM Test and Repair Solution
- SRAM Test Solution
- QDR II SRAM Controller Intel® FPGA IP
- QDR II SRAM Controller Intel® FPGA IP Function
Related White Papers
- How to implement high-speed 667 Mbps DDR2 interfaces with FPGAs
- Choosing the right synchronous SRAM for your application
- How to power FPGAs with Digital Power Modules
- Growing demand for high-speed data in consumer devices gives rise to new generation of low-end FPGAs
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY