Inside the Xilinx Kintex-7 FPGA: A closer look at the first FPGA to use HKMG technology
Kevin Gibb
4/5/2012 1:59 PM EDT
A closer look at the Kintex-7 FPGA
TMSC's HPL NMOS and PMOS transistors, as seen in the Kintex-7 FPGA, are shown below. The two transistors are made using a gate-last process, where the TiN/HfO2/oxide gate dielectric is first deposited, followed by the deposition, patterning and etching of the sacrificial polysilicon gates. Silicon nitride sidewall spacers are then formed along the sides of the gates and are used to define the source/drain regions.
The sacrificial polysilicon gates are then removed and different gate metals are deposited into the NMOS and PMOS gate regions. The bottom portions of the metal gates include the work function metals, TiAlN for the NMOS and TiN for the PMOS transistors, as can be seen in the TEM images.
And perhaps as a nod to cost savings, TSMC has eschewed strain engineering to boost the transistors’ performance. Instead, rotated wafers are used that place the transistor channels in a <100> orientation to boost the PMOS drive current. This avoids the need for embedded SiGe PMOS source/drain regions used by Intel (and by TMSC’s HP) process. (Note: The <100> refers to a direction in the silicon lattice, in this case the direction of the current flow through the channel of the transistor.)
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related White Papers
- How to tackle serial backplane challenges with high-performance FPGA designs
- How to get more performance in 65 nm FPGA designs
- How to maximize FPGA performance
- How to design 65nm FPGA DDR2 memory interfaces for signal integrity
Latest White Papers
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions
- How Mature-Technology ASICs Can Give You the Edge
- Exploring the Latest Innovations in MIPI D-PHY and MIPI C-PHY