In-Depth: Making platform ASICs easier to use
Tim Daniels looks at how one manufacturer’s IP options are designed simplify matching Platform ASICs with the design specification
The sweet spot for Platform ASICs is when the volume costs of FPGA are excessive or when performance/density is important, but the high fixed costs of a full cell-based ASIC cannot be justified (fig 1).
Gartner Dataquest defines “Platform ASICs” as products where up to half the die is predetermined, pre-verified intellectual property (IP), leaving the customer to customise (program) only a portion of it. By far the most popular Platform ASIC type is the embedded array, where the critical IP functions are pre-designed leaving the customer to configure memory and customisable logic via final metal layers. But what IP should be pre-designed and how can the customisable logic produce maximum performance without extensive design time?
Click here to read more .....
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related White Papers
- What platform ASICs are and when to use them
- Platform ASICs stake the middle ground
- The virtual vehicle: making power management easier
- Lowering Barriers to Entry for ASICs
Latest White Papers
- Fault Injection in On-Chip Interconnects: A Comparative Study of Wishbone, AXI-Lite, and AXI
- eFPGA – Hidden Engine of Tomorrow’s High-Frequency Trading Systems
- aTENNuate: Optimized Real-time Speech Enhancement with Deep SSMs on RawAudio
- Combating the Memory Walls: Optimization Pathways for Long-Context Agentic LLM Inference
- Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems