Improving performance and security in IoT wearables
By Pritesh Mandaliya, Cypress Semiconductor
Many IoT applications – including connected cars, factory automation, smart city, connected health, and wearables – require nonvolatile memory to store data and code. Traditionally, embedded applications have used external Flash memory for this purpose.
However, as modern semiconductor technology faces challenges in scaling and cost as it moves to smaller geometries, it has become increasingly difficult to embed Flash memory within the host SoC. Therefore, future MCU or SoC designs are targeting system-in-package (SiP) or the use of external Flash. This trend does not address the needs of IoT applications like wearables because of their small form factor, strict cost constraints, and low-power related requirements.
To address these issues, Flash memory manufacturers are developing architectures that optimize size and power consumption. At the same time, they are introducing important new capabilities that support greater endurance, reliability, security, and safety.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- How to achieve better IoT security in Wi-Fi modules
- IoT Security: Exploring Risks and Countermeasures Across Industries
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- Achieving Lower Power, Better Performance, And Optimized Wire Length In Advanced SoC Designs
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design