High-Reliability FPGA Designs
Joe Mallett, Synopsys
10/15/2014 11:40 AM EDT
Over the past few years, the need for high-reliability and high-availability systems has expanded past military and aerospace into the datacenter, onto the industrial floor, and into medical devices. This challenges FPGA developers to build highly reliable systems to address the growing market needs. There are several special design techniques that can be used to detect in-system errors and recover to correct operation.
Soft errors
With increasing integration of electronics for things like engine control, braking systems, and collision avoidance in automobiles, there is little-to-no margin for soft errors that could result in harm to humans. There are other applications that may not endanger lives, but still require safe operation, like medical equipment, industrial control, and high-availability communications equipment that could be very costly when a system fails. The challenge is that all electronic equipment can be affected by radiation-induced "glitches," advanced process technologies, and complex system implementation.
Today, many FPGAs are used to implement critical functions in electronic systems, and, as a result, it is critical to make sure they operate correctly and reliably. Radiation in the atmosphere can cause unstable conditions that result in an unwanted transient signal in the combinatorial logic of an FPGA. If this transient -- known as a single event upset (SEU) -- is propagated throughout the system, it could potentially cause a failure.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- How to choose an RTOS for your FPGA and ASIC designs
- Generate FPGA designs from M-code
- FPGA based Complex System Designs: Methodology and Techniques
- How to defend against the cloning of your FPGA designs
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events