Viewpoint: The importance of FPGA-to-ASIC solutions to accelerate CPU-based protocols
By Joe Rash, CebaTech
pldesignline.com (March 03, 2010)
For many years, there has been a running debate about how to best handle the processing of protocols mid-way up the protocol stack in a data networking or enterprise storage application. Oftentimes this is array of protocols is referred to as the data management layer. Algorithms in the data management layer typically include protocols such as encryption, compression, hashing, and complex searching.
For flexibility reasons, many system designs stick with off-the-shelf CPUs such as an Intel or AMD x86 processor running on a standard server motherboard. Other CPU-centric solutions deploy more embedded solutions using multi-function CPUs such as Freescale's Power QUICC processor, which resides on a plug-in PCI Express-based card. While these CPU solutions certainly provide flexibility, they often fall short of meeting high-end performance targets within the constraints of a product's cost and power budget.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- IP core-centric communications protocol Introducing Open Core Protocol 2.0
- Choose carefully your industrial-strength comms protocol
- Rapid Protocol Stack Development Framework
- Designing Using the AMBA (TM) 3 AXI (TM) Protocol -- Easing the Design Challenges and Putting the Verification Task on a Fast Track to Success
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval