Viewpoint: The importance of FPGA-to-ASIC solutions to accelerate CPU-based protocols
By Joe Rash, CebaTech
pldesignline.com (March 03, 2010)
For many years, there has been a running debate about how to best handle the processing of protocols mid-way up the protocol stack in a data networking or enterprise storage application. Oftentimes this is array of protocols is referred to as the data management layer. Algorithms in the data management layer typically include protocols such as encryption, compression, hashing, and complex searching.
For flexibility reasons, many system designs stick with off-the-shelf CPUs such as an Intel or AMD x86 processor running on a standard server motherboard. Other CPU-centric solutions deploy more embedded solutions using multi-function CPUs such as Freescale's Power QUICC processor, which resides on a plug-in PCI Express-based card. While these CPU solutions certainly provide flexibility, they often fall short of meeting high-end performance targets within the constraints of a product's cost and power budget.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- H.264 Decoder
Related White Papers
- IP core-centric communications protocol Introducing Open Core Protocol 2.0
- Choose carefully your industrial-strength comms protocol
- Rapid Protocol Stack Development Framework
- Designing Using the AMBA (TM) 3 AXI (TM) Protocol -- Easing the Design Challenges and Putting the Verification Task on a Fast Track to Success
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design