FPGA-based prototyping grows up
Juergen Jaeger, Synplicity
(03/10/2008 4:33 AM EDT), EE Times
ASIC, ASSP and SoC development is, and will always be, a risky and expensive business. Add to this the fact that today functional verification constitutes 50 to 70 percent of the development effort, and it becomes obvious that traditional verification methodologies are no longer by themselves sufficient to keep up with growing design complexities and shrinking design cycles.
Prototyping, because of its unparalleled verification performance and ability to act as a software development platform, is one of the fastest-growing verification methodologies. And although virtually every ASIC, ASSP and system-on-chip developed today is prototyped on an FPGA board, many still consider prototyping an ad hoc methodology rather than a mature verification solution.
That perception has some validity to it, because there is still a lot of "assembly required" to make a custom prototype board work successfully. But only prototyping offers the performance, flexibility and capabilities necessary for mastering some of the most critical verification challenges facing designers today. As a result, FPGA-based prototyping is quickly evolving, "growing up" in ways that allow it to address these challenges. FPGA-based prototyping is turning into a highly productive, easy-to-use verification methodology.
FPGA-based prototyping has been around for quite a while; but not until very recently, with the advent of a new generation of high-performance and high-density FPGAs, did prototyping become suitable for verification of virtually every ASIC, ASSP and SoC design. Today's high-density devices offer core speeds in the hundreds of megahertz and complexities of up to 2 million (ASIC) gates.
(03/10/2008 4:33 AM EDT), EE Times
ASIC, ASSP and SoC development is, and will always be, a risky and expensive business. Add to this the fact that today functional verification constitutes 50 to 70 percent of the development effort, and it becomes obvious that traditional verification methodologies are no longer by themselves sufficient to keep up with growing design complexities and shrinking design cycles.
Prototyping, because of its unparalleled verification performance and ability to act as a software development platform, is one of the fastest-growing verification methodologies. And although virtually every ASIC, ASSP and system-on-chip developed today is prototyped on an FPGA board, many still consider prototyping an ad hoc methodology rather than a mature verification solution.
That perception has some validity to it, because there is still a lot of "assembly required" to make a custom prototype board work successfully. But only prototyping offers the performance, flexibility and capabilities necessary for mastering some of the most critical verification challenges facing designers today. As a result, FPGA-based prototyping is quickly evolving, "growing up" in ways that allow it to address these challenges. FPGA-based prototyping is turning into a highly productive, easy-to-use verification methodology.
FPGA-based prototyping has been around for quite a while; but not until very recently, with the advent of a new generation of high-performance and high-density FPGAs, did prototyping become suitable for verification of virtually every ASIC, ASSP and SoC design. Today's high-density devices offer core speeds in the hundreds of megahertz and complexities of up to 2 million (ASIC) gates.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- A SystemC/TLM based methodology for IP development and FPGA prototyping
- Prototyping Mesh-of-Tree NOC Based MPSOC on Mesh-of-Tree FPGA Devices
- A SystemC based Virtual Prototyping Methodology for Embedded Systems
- FPGA Prototyping of Complex SoCs: RTL code migration and debug strategies
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS