Viewpoint: Standard FPGA-based emulation will prevail
Lauro Rizzatti, EVE-USA
(02/24/2009 3:50 PM EST)
While emulation is fast becoming the most popular verification tool because design sizes and complexity are defeating software simulation, there's a wide disparity in the kinds of commercially available emulators.
The differences between emulators based on standard field programmable gate arrays (FPGAs) and those based on custom chips, whether based on custom processors or custom FPGAs, are vast. Moving forward, the standard FPGA-based emulator will ultimately prevail. If nothing else, for economical reasons.
Re-tooling and non-recurring engineering (NRE) charges are exceedingly expensive below 65nm and an emulation market of $200 million is not big enough for a large EDA vendor to justify $30 million to develop the custom chip.
On the other hand, there is a clear and sensible roadmap through the use of standard FPGAs at 45- and 32nm and beyond.
(02/24/2009 3:50 PM EST)
While emulation is fast becoming the most popular verification tool because design sizes and complexity are defeating software simulation, there's a wide disparity in the kinds of commercially available emulators.
The differences between emulators based on standard field programmable gate arrays (FPGAs) and those based on custom chips, whether based on custom processors or custom FPGAs, are vast. Moving forward, the standard FPGA-based emulator will ultimately prevail. If nothing else, for economical reasons.
Re-tooling and non-recurring engineering (NRE) charges are exceedingly expensive below 65nm and an emulation market of $200 million is not big enough for a large EDA vendor to justify $30 million to develop the custom chip.
On the other hand, there is a clear and sensible roadmap through the use of standard FPGAs at 45- and 32nm and beyond.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- FPGA-based coprocessors simplify ASIC emulation
- Soc Design -> Emulation verifies multiple network interfaces
- SoCs: DSP World, Cores -> 3G wireless SoC requires emulation
- ESC: Real-time analysis provides transport support for scan-based emulation
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval