Facilitating System-in-Package (SiP) design
Keith Felton (Cadence Design Systems) and Jamie Metcalfe (Optimal Corp)
(06/05/2006 4:46 PM EDT), EE Times
In the latest move in the cost, density, and time-to-market battles, a number of wireless and consumer-focused IC and systems companies are turning to System-in-Package (SiP) design to gain a competitive advantage. Hemmed in, on the one hand, by the technical challenges of producing compact, high-performance, multi-function products and, on the other, by a fast-moving, competitive marketplace, they are scrambling to reduce every cent in product cost and every hour spent in design.
To this end, SiP design offers clear advantages — more function in less space and reduced design cycle times. But to deliver on the promise of SiP design, EDA software providers have to develop tools with new functionality and present scalable design methods and flows.
An ideal solution will give SiP design team members the ability to create die abstracts in an IC environment, RF design in an IC and substrate design environment, and package/board co-design in an integrated packaging/PCB design environment.
(06/05/2006 4:46 PM EDT), EE Times
In the latest move in the cost, density, and time-to-market battles, a number of wireless and consumer-focused IC and systems companies are turning to System-in-Package (SiP) design to gain a competitive advantage. Hemmed in, on the one hand, by the technical challenges of producing compact, high-performance, multi-function products and, on the other, by a fast-moving, competitive marketplace, they are scrambling to reduce every cent in product cost and every hour spent in design.
To this end, SiP design offers clear advantages — more function in less space and reduced design cycle times. But to deliver on the promise of SiP design, EDA software providers have to develop tools with new functionality and present scalable design methods and flows.
An ideal solution will give SiP design team members the ability to create die abstracts in an IC environment, RF design in an IC and substrate design environment, and package/board co-design in an integrated packaging/PCB design environment.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Emerging Trends and Challenges in Embedded System Design
- Low Power Design in SoC Using Arm IP
- AI, and the Real Capacity Crisis in Chip Design
- How to manage changing IP in an evolving SoC design
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS