EDA from "soft business to competitive business"
By Joseph Borel
edadesignline.com (January 19, 2010)
For years, the target of each single EDA company has been to fight for its slice of the EDA cake without considering the strategic aspect of EDA versus product competitiveness. As seen on the chart below, EDA is a key enabler for Time-to-Market and then competitiveness, but to achieve this goal there has to be a major change in the EDA strategy: Less independence for market value increase.
In the past, EDA companies struggled against each other on the market to try to capture customers in a "closed framework", preventing them from getting the best overall combination of available tools from various vendors for solving their own problem This was a low-profile solution for the final customer.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- MEMS market to grow 75-87% over five-year period, says report
- Map drives EDA vendors
- EDA leaders trade places
- Market Focus: DSP makers' forward spin on the market
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval