Designing with proven implementations of the Inter IC bus
Aug 8 2007 (0:07 AM), Embedded.com
The Inter IC (I2C) bus was developed by Philips Semiconductor in the early 1980s to simplify electronic products by reducing the number of parallel data lines. Version 1.0 of the I2C-Bus specification, released by Philips in 1992, defined a simple, 2-wire, bidirectional bus for communications between ICs.
By 1998, the I2C bus had become the de-facto standard for low-speed IC-to-IC communications. At that time more than 50 licensed companies were using the standard, and the I2C interface was included in more than 1000 different ICs.
Because the I2C bus is currently the industry's most widely used serial bus, it behooves a system designer to have a handful of proven implementations on hand.
The method you choose - on-chip, bit-banged, or IP-core implementation - depends mostly on the system processor, but nothing is easier than using an approach that is proven and already works. This article includes a working reference for each of the three methods.
The I2C bus configurations presented in this article have been proven to ensure easy communications with slave devices on the bus. Each implementation includes examples in the form of schematics and code.
To read the full article, click here
Related Semiconductor IP
- I²C Slave
- I²C Master
- I²C to AHB Bridge
- Inter-Integrated Circuit (I2C) Master Module
- I2C - Function Controller
Related White Papers
- Designing AI enabled System with SOTIF (Safety Of The Intended Functionality)
- Advantages and Challenges of Designing with Multiple Inferencing Chips
- Revolutionizing Consumer Electronics with the power of AI Integration
- Streamlining SoC Integration With the Power of Automation
Latest White Papers
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage