Designing with an embedded soft-core processor
Mar 29 2006 (12:00 PM), Embedded.com
When designing an embedded solution, the designer will have product level requirements that mandate the processing of various inputs to yield predictable outputs.
There will be a number of acceptable options to choose from when selecting the type of design that will be used for the controller. The first solution is a “Discrete” microprocessor, which seem to be the most commonly used solution. The second solution is a “hard” processor core, which will be embedded in hardware as dedicated silicon in either an FPGA (Field Programmable Gate Array) or an ASIC (Application Specific Integrated Circuit).
<>Alternatively, an embedded soft-core processor may be a viable solution where the processor is implemented in the primitives of an FPGA. The decision regarding the type of controller used is typically based on a balance between schedule, unit cost, space constraints, product lifetime, toolset, and flexibility needs.
Different options are available to a designer needing to select a microprocessor. Some options provide more benefits over others; however, not all options are a fit for every application. The key is to know what is needed for the application and then select the correct option that will suit the application. Three processing options will be briefly discussed here: the “discrete” OTS (Off the shelf) processor, a hard processor core, and finally the soft processor core.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related White Papers
- Software Infrastructure of an embedded Video Processor Core for Multimedia Solutions
- Designing an Efficient DSP Solution: Choosing the Right Processor and Software Development Toolchain
- Embedded Software Unit Testing with Ceedling
- An Industrial Overview of Open Standards for Embedded Vision and Inferencing
Latest White Papers
- RISC-V basics: The truth about custom extensions
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions