Delivering the benefits of C++ encapsulation to your embedded design
By Colin Walls, Accelerated Technology, a division of Mentor Graphics
Dec 22 2005 (13:35 PM), Embedded.com
C++ can deliver real benefits specifically for the implementation of embedded software, particularly when the concept of “encapsulation of expertise” is used. By employing this technique to take advantage of the number of specialties an embedded software team has, many programming problems, both serious and trivial, can be resolved.
Given some understanding of potential C++ overheads and the benefits of the encapsulation of expertise, trade-offs may be made in order to achieve design goals efficiently. To illustrate its effectiveness let’s look at a number of case studies, including:
1. How the nvramchar class could completely insulate the applications programmer from knowledge of the internal workings of non-volatile RAM.
2. How the technique can be used to conceal the workings of a write-only port, making its use straightforward and intuitive.
3.How to encapsulation can be used with a real-time operating system hidden from the applications programmer, making possible future changes in the RTOS, but with no impact on the applications code.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- How Low Can You Go? Pushing the Limits of Transistors - Deep Low Voltage Enablement of Embedded Memories and Logic Libraries to Achieve Extreme Low Power
- Last-Time Buy Notifications For Your ASICs? How To Make the Most of It
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- An Outline of the Semiconductor Chip Design Flow
Latest Articles
- System-Level Isolation for Mixed-Criticality RISC-V SoCs: A "World" Reality Check
- CVA6-CFI: A First Glance at RISC-V Control-Flow Integrity Extensions
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design