Debugging multiprocessor code
EE Times (07/21/2008 12:00 AM EDT)
Debugging code running on multiprocessor computing systems, and, in particular, parallel code on multicore devices, is an old computing problem that has reached a certain prominence and urgency because of the profound transformation of hardware from single-processor to multiprocessor and multicore solutions in the past few years. But beyond software engineers' moaning and groaning that hardware is making life harder, what does this transformation really mean? It's one thing to claim that something is difficult, but it is something else entirely to produce a solution that truly helps.
There are several different schools of thought about multiprocessor software design and debugging, depending on the background of those in the discussion. Sometimes, the issue is optimizing an "embarrassingly parallel" algorithm by writing a small piece of new code to run on a particular parallel machine. Other times, it is taking an existing many millions of lines of code and simply making them work correctly in a parallel world. Although I think that most cases involve a mix of both, the bigger immediate problem is posed by large pieces of existing working code. One obvious example is the battle between SMP (symmetric) and AMP (asymmetric) setups, an argument often more religious than anything else. It is also an argument quite irrelevant to the debugging question.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- Creating, Simulating, and Debugging SVA Code Outside of the Traditional Design/Verification Environment
- Retargeting IP -> Design system compiles silicon straight from C code
- IP vendors making leap from source code to silicon
- Customized DSP -> VLIW calls for special debugging
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions