Debugging LBIST safe-stating issues
Abhinav Gaur , Amit Bathla & Gaurav Jain (Freescale)
EDN (July 08, 2015)
Logic built-in self test (LBIST) allows hardware to test its own operation. There is no need for any external hardware or test equipment. LBIST is a “must have” feature for safety compliant SoCs. But care must be exercised when using LBIST in a complex SoC.
Concept of LBIST partitioning
The entire SoC is partitioned into various LBIST partitions and a LBIST controller is present for running LBIST on each of these partitions. There is a central controller which controls all these LBIST controllers so that LBIST can be controlled from one point for the entire SoC (otherwise each of the LBIST controller needs to be programmed separately). The central LBIST controller mentioned above has bit mapping for the various options available for LBIST as well as registers for sequencing the LBIST.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related White Papers
- Embedded Systems -> Net-centric issues hit OS designer's hot buttons
- Keynoter urges more talk about SoC design issues
- Customized DSP -> VLIW calls for special debugging
- SOC: Submicron Issues -> Vigilance applied early verifies chips
Latest White Papers
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions
- CANDoSA: A Hardware Performance Counter-Based Intrusion Detection System for DoS Attacks on Automotive CAN bus
- How Next-Gen Chips Are Unlocking RISC-V’s Customization Advantage
- Efficient Hardware-Assisted Heap Memory Safety for Embedded RISC-V Systems
- Automatically Retargeting Hardware and Code Generation for RISC-V Custom Instructions