Debugging LBIST safe-stating issues
Abhinav Gaur , Amit Bathla & Gaurav Jain (Freescale)
EDN (July 08, 2015)
Logic built-in self test (LBIST) allows hardware to test its own operation. There is no need for any external hardware or test equipment. LBIST is a “must have” feature for safety compliant SoCs. But care must be exercised when using LBIST in a complex SoC.
Concept of LBIST partitioning
The entire SoC is partitioned into various LBIST partitions and a LBIST controller is present for running LBIST on each of these partitions. There is a central controller which controls all these LBIST controllers so that LBIST can be controlled from one point for the entire SoC (otherwise each of the LBIST controller needs to be programmed separately). The central LBIST controller mentioned above has bit mapping for the various options available for LBIST as well as registers for sequencing the LBIST.
To read the full article, click here
Related Semiconductor IP
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
Related White Papers
- Embedded Systems -> Net-centric issues hit OS designer's hot buttons
- Keynoter urges more talk about SoC design issues
- Customized DSP -> VLIW calls for special debugging
- SOC: Submicron Issues -> Vigilance applied early verifies chips
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design