Debugging LBIST safe-stating issues
Abhinav Gaur , Amit Bathla & Gaurav Jain (Freescale)
EDN (July 08, 2015)
Logic built-in self test (LBIST) allows hardware to test its own operation. There is no need for any external hardware or test equipment. LBIST is a “must have” feature for safety compliant SoCs. But care must be exercised when using LBIST in a complex SoC.
Concept of LBIST partitioning
The entire SoC is partitioned into various LBIST partitions and a LBIST controller is present for running LBIST on each of these partitions. There is a central controller which controls all these LBIST controllers so that LBIST can be controlled from one point for the entire SoC (otherwise each of the LBIST controller needs to be programmed separately). The central LBIST controller mentioned above has bit mapping for the various options available for LBIST as well as registers for sequencing the LBIST.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- Embedded Systems -> Net-centric issues hit OS designer's hot buttons
- Keynoter urges more talk about SoC design issues
- Customized DSP -> VLIW calls for special debugging
- SOC: Submicron Issues -> Vigilance applied early verifies chips
Latest Articles
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension