Debugging LBIST safe-stating issues
Abhinav Gaur , Amit Bathla & Gaurav Jain (Freescale)
EDN (July 08, 2015)
Logic built-in self test (LBIST) allows hardware to test its own operation. There is no need for any external hardware or test equipment. LBIST is a “must have” feature for safety compliant SoCs. But care must be exercised when using LBIST in a complex SoC.
Concept of LBIST partitioning
The entire SoC is partitioned into various LBIST partitions and a LBIST controller is present for running LBIST on each of these partitions. There is a central controller which controls all these LBIST controllers so that LBIST can be controlled from one point for the entire SoC (otherwise each of the LBIST controller needs to be programmed separately). The central LBIST controller mentioned above has bit mapping for the various options available for LBIST as well as registers for sequencing the LBIST.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- Embedded Systems -> Net-centric issues hit OS designer's hot buttons
- Keynoter urges more talk about SoC design issues
- Customized DSP -> VLIW calls for special debugging
- SOC: Submicron Issues -> Vigilance applied early verifies chips
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS