Communication Processors March on But 5G Demands Much More
Emmanuel Gresset, CEVA
June 9, 2017
Development is well underway on Gigabit LTE cellular communications systems that promise an order of magnitude increase in data transfer rates and 5G is close behind. Small cell access nodes will form an essential part of both systems but new communications processors are needed to make these a reality.
If there is one thing that the mobile communication revolution has proved it is that people love data. We can’t consume enough of it. And we want to access it across a range of devices in different locations and environments.
This situation has presented network equipment providers and operators with a wealth of business opportunities coupled with an equivalent amount of technological challenges. One way these are being addressed for the current, 4G, generation of devices is through the deployment of small cell radio access nodes such as microcells, picocells and femtocells. In urban areas in developed countries, saturation point is being reached for traditional cellular macrocell base stations due to environmental constraints. Small cells, concealed in lampposts and walls, are becoming the only option here. Tiny and hidden from view, small cells are able to offer similar data capacity to their larger cousins but, owing to lower RF transmit power, provide much smaller areas of coverage and user capacity individually.
To read the full article, click here
Related Semiconductor IP
Related Articles
- Performance Evaluation of Inter-Processor Communication Mechanisms on the Multi-Core Processors using a Reconfigurable Device
- Licensable Processors - More than just design IP
- A 24 Processors System on Chip FPGA Design with Network on Chip
- Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events