Breakfast in the Valley: Who Owns the IP?
By Ed Sperling -- 12/8/2003
Electronic News
Electronic News sat down with Barry Hoberman, president and CEO of Virtual Silicon; Kurt Wolf, director of libraries and IP at TSMC; Dennis Morris, director of IP and design services at Tower Semiconductor; and Mark-Eric Jones, VP and general manager of intellectual property at MoSys, to discuss who’s in the drivers seat on IP.
Click here to read the discussion
Electronic News
Electronic News sat down with Barry Hoberman, president and CEO of Virtual Silicon; Kurt Wolf, director of libraries and IP at TSMC; Dennis Morris, director of IP and design services at Tower Semiconductor; and Mark-Eric Jones, VP and general manager of intellectual property at MoSys, to discuss who’s in the drivers seat on IP.
Click here to read the discussion
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- The pivotal role power management IP plays in chip design
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
Latest Articles
- ElfCore: A 28nm Neural Processor Enabling Dynamic Structured Sparse Training and Online Self-Supervised Learning with Activity-Dependent Weight Update
- A 14ns-Latency 9Gb/s 0.44mm² 62pJ/b Short-Blocklength LDPC Decoder ASIC in 22FDX
- Pipeline Stage Resolved Timing Characterization of FPGA and ASIC Implementations of a RISC V Processor
- Lyra: A Hardware-Accelerated RISC-V Verification Framework with Generative Model-Based Processor Fuzzing
- Leveraging FPGAs for Homomorphic Matrix-Vector Multiplication in Oblivious Message Retrieval