Breakfast in the Valley: Who Owns the IP?
By Ed Sperling -- 12/8/2003
Electronic News
Electronic News sat down with Barry Hoberman, president and CEO of Virtual Silicon; Kurt Wolf, director of libraries and IP at TSMC; Dennis Morris, director of IP and design services at Tower Semiconductor; and Mark-Eric Jones, VP and general manager of intellectual property at MoSys, to discuss who’s in the drivers seat on IP.
Click here to read the discussion
Electronic News
Electronic News sat down with Barry Hoberman, president and CEO of Virtual Silicon; Kurt Wolf, director of libraries and IP at TSMC; Dennis Morris, director of IP and design services at Tower Semiconductor; and Mark-Eric Jones, VP and general manager of intellectual property at MoSys, to discuss who’s in the drivers seat on IP.
Click here to read the discussion
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- The Growing Imperative Of Hardware Security Assurance In IP And SoC Design
- The pivotal role power management IP plays in chip design
- Paving the way for the next generation of audio codec for True Wireless Stereo (TWS) applications - PART 5 : Cutting time to market in a safe and timely manner
- The Future of Embedded FPGAs - eFPGA: The Proof is in the Tape Out
Latest Articles
- SoK: From Silicon to Netlist and Beyond Two Decades of Hardware Reverse Engineering Research
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks