Automated video algorithm implementation
By Andres Takach, Chief Scientist, Mentor Graphics
Jun 2 2006 (0:33 AM), Courtesy of Video/Imaging DesignLine
The algorithms used in video applications are increasingly more sophisticated. The continuous evolution of standards and the highly competitive nature of the industry are challenging design teams to find more efficient flows for implementing video hardware. Traditional design flows require developing the micro architecture, coding the RTL, and verifying the generated RTL against the original functional C or MATLAB specification.
This article presents an overview of a C-based design flow that enables designers to generate high-quality hardware for video algorithms. Algorithmic C synthesis is used to generate optimized RTL from algorithmic specification written in pure ANSI C++. A wide range of micro-architectures for ASIC and FPGA target technologies can be generated from the same source by interactively setting directives during synthesis. The synthesis flow also generates the necessary wrappers so that the original C++ testbench may be used to verify the generated RTL.
A video line filter example is used to illustrate techniques that are useful for coding video algorithms to produce high-performance hardware using C-based design.
To read the full article, click here
Related Semiconductor IP
- Sine Wave Frequency Generator
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
Related White Papers
- Automated Implementation Flows based on IP-level constraints and synthesis intent in XML
- Broadcast video infrastructure implementation using FPGAs
- Implementation of the AES algorithm on Deeply Pipelined DSP/RISC Processor
- Distributed Video Coding (DVC): Challenges in Implementation and Practical Usage
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS