Audio ADC buffer design secrets: Interfacing to audio ADC sampling circuits
audiodesignline.com (October 03, 2008)
There are several aspects of audio converter design that are generally not well understood but have a dramatic impact on performance, both measurable and audible. Audio converter IC manufacturers generally give circuit recommendations to address these issues but rarely discuss the reasoning behind these suggestions, how performance is affected and why it is important to follow the rules.
However, once a designer has an insight into the issues, it is possible to identify the compromises that often exist in the manufacturers recommendations. This can lead to intelligent insights to lower cost, or in some instances, improve performance.
One of these areas is interfacing to the sampling networks of analog-to-digital-converters. Today's high-performance A/D converters are based on highly oversampled multi-bit delta-sigma conversion with sampling circuits that operate at frequencies several orders of magnitude beyond the audio range. An understanding of how to properly interface to these networks is probably the least understood topic in A/D systems design and remains one of the "magical" areas of audio circuit design.
To read the full article, click here
Related Semiconductor IP
- RVA23, Multi-cluster, Hypervisor and Android
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- NPU IP Core for Mobile
- SLM SHS IP
- SLM High-Speed Access & Test IP
Related White Papers
- Reconfiguring Design -> FPGAs speed audio application development
- Consumer IC Advances -> Meeting MPEG-4 advanced audio coding requirements
- Consumer IC Advances -> Christmas list: tricks to enhance audio, video
- MPEG Standards -> Streaming audio needs interoperability
Latest White Papers
- QiMeng: Fully Automated Hardware and Software Design for Processor Chip
- RISC-V source class riscv_asm_program_gen, the brain behind assembly instruction generator
- Concealable physical unclonable functions using vertical NAND flash memory
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design