Assessing patent value -- Hardware inventions
Rajeev Gupta & JP Long (Finnegan)
embedded.com (August 31, 2015)
Determining the value of a patent or a patent portfolio is no easy task. This is especially true for the semiconductor industry, where a single infringing product may be covered by hundreds—if not thousands—of other patents. Adding to this complexity, new developments in U.S. patent damages law have the potential to alter the value of semiconductor patents significantly. Recent court decisions have increasingly emphasized the importance of the smallest salable patent-practicing unit (“SSPPU”) in assessing damages for infringement. In this article, we briefly discuss how semiconductor device manufacturers might be able to take advantage of this trend to maximize the value of their own patents and to minimize their infringement liability. In a subsequent article, we will look at factors affecting the value of software inventions.
In Ericsson, Inc. v. D-Link Sys., Inc., the United States Court of Appeals for the Federal Circuit recently underscored the following principles of patent valuation:
Where the entire value of a machine as a marketable article is properly and legally attributable to the patented feature, the damages owed to the patentee may be calculated by reference to that value. Where it is not, however, courts must insist on a more realistic starting point for the royalty calculations by juries—often, the [SSPPU] and, at times, even less
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related Articles
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Hardware Acceleration of Kolmogorov-Arnold Network (KAN) in Large-Scale Systems
- SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference
- David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
Latest Articles
- An FPGA-Based SoC Architecture with a RISC-V Controller for Energy-Efficient Temporal-Coding Spiking Neural Networks
- Enabling RISC-V Vector Code Generation in MLIR through Custom xDSL Lowerings
- A Scalable Open-Source QEC System with Sub-Microsecond Decoding-Feedback Latency
- SNAP-V: A RISC-V SoC with Configurable Neuromorphic Acceleration for Small-Scale Spiking Neural Networks
- An FPGA Implementation of Displacement Vector Search for Intra Pattern Copy in JPEG XS