ARM vs incumbent microprocessor architectures
Robert Cravotta, Embedded Insights Inc
EDN (November 13, 2012)
Parts one, two, and three of this series offer a brief overview of the processor architecture ecosystem, identify and map the processing sweet-spot spectrum of mainstream processing architectures, and cover the issues addressed by low-power, small-data-width processors. This part discusses how incumbent microprocessor architectures can compete with ARM-based processors.
The explosion of ARM-based processors contained in mobile devices has caused some people to ask whether ARM will displace other microprocessor architectures in other markets. The incumbent microprocessor architectures, however, have a secret weapon that is analogous to the 8-bit microcontrollers: domain knowledge that is embedded in the architecture and ecosystem of the incumbent architecture.
Consider that specific variants of a microprocessor architecture will include featuresâdeveloped, tested, and refined over the yearsâthat make those variants especially well suited to the target applicationâs specific requirements. Also consider the body of software that serves the given market. A strong incumbent microprocessor architecture, much like the 8-bit microcontrollers, is surrounded by a strong and mature ecosystem of developers, tools, operating systems, and middleware that provides a buffer for the incumbent to respond to a challenger.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related Articles
- Architecture and Implementation of the ARM Cortex-A8 Microprocessor
- Mobile video: ARM vs. DSP vs. hardware
- ARM64 vs ARM32 -- What's different for Linux programmers
- Amba bus may move MIPS into ARM territory
Latest Articles
- Crypto-RV: High-Efficiency FPGA-Based RISC-V Cryptographic Co-Processor for IoT Security
- In-Pipeline Integration of Digital In-Memory-Computing into RISC-V Vector Architecture to Accelerate Deep Learning
- QMC: Efficient SLM Edge Inference via Outlier-Aware Quantization and Emergent Memories Co-Design
- ChipBench: A Next-Step Benchmark for Evaluating LLM Performance in AI-Aided Chip Design
- COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events