Analog IP verification guidelines
Stefano Pietri, Freescale Semiconductor
EDN (November 18, 2015)
Most bugs in analog circuits can be avoided by defining the optimal design margins, following strict verification procedures, and adhering to commonsense guidelines. Finding the right trade-off is a moving target that changes with technology and market priorities. However, the increasing mask costs of advanced nodes make thorough verification a greater necessity than ever. In this short paper we describe the steps that are followed in the Automotive Microcontroller Division of Freescale Semiconductor in order to fully verify analog IPs.
1. Simulation environment
Sponsor video, mouseover for sound
KISS principle
- Keep It Small and Simple. Verification plans (like designs) have a better chance to work when simple.
- Include all the necessary simulations sufficient to fully verify the IP, without falling into overly complicated or overly simplistic cases.
- A good verification deliverable is a document (verification plan) that has links to each circuit test bench required to fully simulate the IP and a description for each link that explains what the simulation is accomplishing or trying to verify.
Pick your verification sign off specifications carefully
- Each line/specification in the Data Sheet (DS) should be addressed in at least a simulation test bench.
- At an early design stage when the DS may not be not available, a preliminary architectural document with tentative specifications can be used instead.
- Each electrical specification will meet production limits with a CPK value with a PASS/FAIL check (For 6 sigma design practices CPK ≥ 1.67).
- Do not apply PASS/FAIL for specs that are "nice to have”. It will avoid over-design.
- If it is not possible to calculate a CPK for a spec directly (e.g., ADC ENOB), the CPK shall be derived from all contributing parameters.
- Electrical specifications in the DS must be tagged appropriately as Simulation/Characterization/Test in the verification document and match the DS.
To read the full article, click here
Related Semiconductor IP
- CAN XL Verification IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- Neuromorphic Processor IP
Related White Papers
- Plug-n-play UVM Environment for Verification of Interrupts in an IP
- Low Power Analysis and Verification of Super Speed Inter-Chip (SSIC) IP
- Challenges and Benefits of Low Power Design Verification with CPF for a standalone IP
- Improving analog design verification using UVM
Latest White Papers
- OmniSim: Simulating Hardware with C Speed and RTL Accuracy for High-Level Synthesis Designs
- Balancing Power and Performance With Task Dependencies in Multi-Core Systems
- LLM Inference with Codebook-based Q4X Quantization using the Llama.cpp Framework on RISC-V Vector CPUs
- PCIe 5.0: The universal high-speed interconnect for High Bandwidth and Low Latency Applications Design Challenges & Solutions
- Basilisk: A 34 mm2 End-to-End Open-Source 64-bit Linux-Capable RISC-V SoC in 130nm BiCMOS