A hierarchy of needs for SoC IP reuse
(04/17/2006 4:45 PM EDT), EE Times
The semiconductor intellectual property (IP) industry is about 15 years old, but it seems that we are still far away from the dream of effective IP reuse on the scale that we need. In the early days, companies could have a legitimate IP make versus buy discussion for their next chip.
Today, such a discussion is out of the question as current chip designs are so large and complex that we have crossed over the threshold where every design contains purchased IP. For far too many, though, it is still not a happy story.
How can it be that with such a clear demand, IP sellers and buyers still struggle to find a winning business model and value proposition? Perhaps it’s that we don’t have a clear agreement on what’s important.
In 1943, Abraham Maslow published a paper on his theory that all human beings have a basic set of needs that form a hierarchy. The most basic needs have the highest priority, like having enough food and water to survive the day. Once a lower order of the hierarchy is satisfied, higher level needs such as security, being part of a social community, and ego-related needs like self-esteem become increasingly important.
The final level of the hierarchy is called “self actualization”, where one becomes capable of achieving their full potential. Whether Maslow’s theory is correct is beside the point, but the idea of a hierarchy model to relate the relative priority of a vast set of IP deliverables for the SoC designer may be very useful.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Complex Digital Up Converter
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
Related White Papers
- SOC Stability in a Small Package
- VLSI Physical Design Methodology for ASIC Development with a Flavor of IP Hardening
- Integrating VESA DSC and MIPI DSI in a System-on-Chip (SoC): Addressing Design Challenges and Leveraging Arasan IP Portfolio
- SignatureIP's iNoCulator Tool - a Simple-to-use tool for Complex SoCs
Latest White Papers
- RISC-V basics: The truth about custom extensions
- Unlocking the Power of Digital Twins in ASICs with Adaptable eFPGA Hardware
- Security Enclave Architecture for Heterogeneous Security Primitives for Supply-Chain Attacks
- relOBI: A Reliable Low-latency Interconnect for Tightly-Coupled On-chip Communication
- Enabling Space-Grade AI/ML with RISC-V: A Fully European Stack for Autonomous Missions